SAN FRANCISCO — A book about writing testbenches using SystemVerilog, written by Synopsys Inc.'s Janick Bergeron, has been published by Springer Science + Business Media, the company announced.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results